Year 2015
Project Title Evaluation and Design of Iso-Performance-Driven Near-Threshold Static and Dynamic Logic Circuits
Participartor 王進賢
Job Title 計畫主持人
Unit 聯發科
Language Chinese