Year 2010
Authors Jinn-Shyan Wang
Paper Title A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop
Journal Title IEEE Journal of Solid-State Circuits
Vol.No 45
Issue.No 5
From 1036
To 1047
Language English